


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(((hazard, conflict*, contend*, contention*) <and> register <near/5> (file, bank*, g..."

e-mail

Your search matched 23 of 1320520 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

» Search Options

[View Session History](#)[New Search](#)

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

[Search](#)☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract
[view selected items](#)
[Select All](#)
[Deselect All](#)

- ☐ **Efficient exploitation of instruction-level parallelism for superscalar processors by the conj scheme**
 Meng-Chou Chang; Feipei Lai;
[Computers, IEEE Transactions on](#)
 Volume 45, Issue 3, March 1996 Page(s):278 - 293
 Digital Object Identifier 10.1109/12.485567
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(1792 KB) [IEEE JNL](#)
[Rights and Permissions](#)
- ☐ **Complexity-effective reorder buffer designs for superscalar processors**
 Kucuk, G.; Ponomarev, D.V.; Ergin, O.; Ghose, K.;
[Computers, IEEE Transactions on](#)
 Volume 53, Issue 6, June 2004 Page(s):653 - 665
 Digital Object Identifier 10.1109/TC.2004.5
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(1376 KB) [IEEE JNL](#)
[Rights and Permissions](#)
- ☐ **A speculative control scheme for an energy-efficient banked register file**
 Tseng, J.H.; Asanovic, K.;
[Computers, IEEE Transactions on](#)
 Volume 54, Issue 6, Jun 2005 Page(s):741 - 751
 Digital Object Identifier 10.1109/TC.2005.88
[AbstractPlus](#) | Full Text: [PDF](#)(1272 KB) [IEEE JNL](#)
[Rights and Permissions](#)
- ☐ **Eliminating Inter-Thread Interference in Register File for SMT Processors**
 Hua Yang; Gang Cui; Xiaozong Yang;
[Parallel and Distributed Computing, Applications and Technologies, 2005. PDCAT 2005. Sixth International Symposium on](#)
 05-08 Dec. 2005 Page(s):40 - 45
 Digital Object Identifier 10.1109/PDCAT.2005.131
[AbstractPlus](#) | Full Text: [PDF](#)(296 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ **Improving program efficiency by packing instructions into registers**
 Hines, S.; Green, J.; Tyson, G.; Whalley, D.;
[Computer Architecture, 2005. ISCA '05. Proceedings. 32nd International Symposium on](#)
 4-8 June 2005 Page(s):260 - 271

Digital Object Identifier 10.1109/ISCA.2005.32

[AbstractPlus](#) | Full Text: [PDF](#)(320 KB) [IEEE CNF](#)

[Rights and Permissions](#)



6. Use-based register caching with decoupled indexing

Butts, J.A.; Sohi, G.S.;

[Computer Architecture, 2004. Proceedings. 31st Annual International Symposium on](#)
19-23 June 2004 Page(s):302 - 313

Digital Object Identifier 10.1109/ISCA.2004.1310783

[AbstractPlus](#) | Full Text: [PDF](#)(327 KB) [IEEE CNF](#)

[Rights and Permissions](#)



7. Distributed reorder buffer schemes for low power

Kucuk, G.; Ergin, O.; Ponomarev, D.; Ghose, K.;

[Computer Design, 2003. Proceedings. 21st International Conference on](#)
13-15 Oct. 2003 Page(s):364 - 370

Digital Object Identifier 10.1109/ICCD.2003.1240920

[AbstractPlus](#) | Full Text: [PDF](#)(267 KB) [IEEE CNF](#)

[Rights and Permissions](#)



8. Resolving register bank conflicts for a network processor

Zhuang, X.; Santosh Pande;

[Parallel Architectures and Compilation Techniques, 2003. PACT 2003. Proceedings. 12th Internati](#)
27 Sept.-1 Oct. 2003 Page(s):269 - 278

Digital Object Identifier 10.1109/PACT.2003.1238022

[AbstractPlus](#) | Full Text: [PDF](#)(284 KB) [IEEE CNF](#)

[Rights and Permissions](#)



9. Reducing register ports for higher speed and lower energy

Park, I.; Powell, M.D.; Vijaykumar, T.N.;

[Microarchitecture, 2002. \(MICRO-35\). Proceedings. 35th Annual IEEE/ACM International Symposi](#)
18-22 Nov. 2002 Page(s):171 - 182

Digital Object Identifier 10.1109/MICRO.2002.1176248

[AbstractPlus](#) | Full Text: [PDF](#)(277 KB) [IEEE CNF](#)

[Rights and Permissions](#)



10. Dynamically allocating processor resources between nearby and distant ILP

Balasubramonian, R.; Dwarkadas, S.; Albonesi, D.H.;

[Computer Architecture, 2001. Proceedings. 28th Annual International Symposium on](#)
30 June-4 July 2001 Page(s):26 - 37

Digital Object Identifier 10.1109/ISCA.2001.937428

[AbstractPlus](#) | Full Text: [PDF](#)(200 KB) [IEEE CNF](#)

[Rights and Permissions](#)



11. Constraint satisfaction for relative location assignment and scheduling

Alba-Pinto, C.; Mesman, B.; Jess, J.;

[Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on](#)
4-8 Nov. 2001 Page(s):384 - 390

Digital Object Identifier 10.1109/ICCAD.2001.968652

[AbstractPlus](#) | Full Text: [PDF](#)(534 KB) [IEEE CNF](#)

[Rights and Permissions](#)



12. Phase coupled operation assignment for VLIW processors with distributed register files

Bekooij, M.; Jess, J.; van Meerbergen, J.;

[System Synthesis, 2001. Proceedings. The 14th International Symposium on](#)
2001 Page(s):118 - 123

[AbstractPlus](#) | Full Text: [PDF](#)(504 KB) [IEEE CNF](#)

[Rights and Permissions](#)

- ☐ **13. Register integration: a simple and efficient implementation of squash reuse**
 Roth, A.; Sohi, G.S.;
[Microarchitecture, 2000. MICRO-33. Proceedings. 33rd Annual IEEE/ACM International Symposium](#)
 10-13 Dec. 2000 Page(s):223 - 234
 Digital Object Identifier 10.1109/MICRO.2000.898073
[AbstractPlus](#) | Full Text: [PDF](#)(1232 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ **14. Memory design and exploration for low power, embedded systems**
 Wen-Tsong Shue; Chakrabarti, C.;
[Signal Processing Systems, 1999. SIPS 99. 1999 IEEE Workshop on](#)
 20-22 Oct. 1999 Page(s):281 - 290
 Digital Object Identifier 10.1109/SIPS.1999.822333
[AbstractPlus](#) | Full Text: [PDF](#)(508 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ **15. Register files constraint satisfaction during scheduling of DSP code**
 Pinto, C.A.A.; Mesman, B.; Van Eijk, K.;
[Integrated Circuits and Systems Design, 1999. Proceedings. XII Symposium on](#)
 29 Sept.-2 Oct. 1999 Page(s):74 - 77
 Digital Object Identifier 10.1109/SBCCI.1999.802971
[AbstractPlus](#) | Full Text: [PDF](#)(56 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ **16. Conflict-free access to multiple single-ported register files**
 Mueller, S.M.; Vishkin, U.;
[Parallel Processing Symposium, 1997. Proceedings. 11th International](#)
 1-5 April 1997 Page(s):672 - 678
 Digital Object Identifier 10.1109/IPPS.1997.580974
[AbstractPlus](#) | Full Text: [PDF](#)(560 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ **17. Quantitative analysis of vector code**
 Espasa, R.; Valero, M.; Padua, D.; Jimenez, M.; Ayguade, E.;
[Parallel and Distributed Processing, 1995. Proceedings. Euromicro Workshop on](#)
 25-27 Jan. 1995 Page(s):452 - 461
 Digital Object Identifier 10.1109/EMPDP.1995.389176
[AbstractPlus](#) | Full Text: [PDF](#)(848 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ **18. A fine-grained MIMD architecture based upon register channels**
 Gupta, R.;
[Microprogramming and Microarchitecture, Micro 23. Proceedings of the 23rd Annual Workshop and Workshop on](#)
 27-29 Nov. 1990 Page(s):28 - 37
 Digital Object Identifier 10.1109/MICRO.1990.151424
[AbstractPlus](#) | Full Text: [PDF](#)(736 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ **19. A VLIW architecture based on shifting register files**
 Ugurdag, H.F.; Papachristou, C.A.;
[Microarchitecture, 1993. Proceedings of the 26th Annual International Symposium on](#)
 1-3 Dec. 1993 Page(s):263 - 268
 Digital Object Identifier 10.1109/MICRO.1993.282736
[AbstractPlus](#) | Full Text: [PDF](#)(556 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ **20. New hardware scheme supporting precise exception handling for out-of-order execution**

Hwang, G.C.; Kyung, C.M.;

[Electronics Letters](#)

Volume 30, Issue 1, 6 Jan. 1994 Page(s):16 - 17

[AbstractPlus](#) | Full Text: [PDF](#)(192 KB) [IEEE Xplore](#)



21. A 33.2M vertices/sec programmable geometry engine for multimedia embedded systems

Chang-Hyo Yu; Donghyun Kim; Lee-Sup Kim;

[Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on](#)

23-26 May 2005 Page(s):4574 - 4577 Vol. 5

Digital Object Identifier 10.1109/ISCAS.2005.1465650

[AbstractPlus](#) | Full Text: [PDF](#)(384 KB) [IEEE Xplore](#)

[Rights and Permissions](#)



22. Design issues for prototype implementation of a pipelined superscalar processor in program

Manjikian, N.;

[Communications, Computers and signal Processing, 2003. PACRIM, 2003 IEEE Pacific Rim Conference on](#)

Volume 1, 28-30 Aug. 2003 Page(s):155 - 158 vol.1

[AbstractPlus](#) | Full Text: [PDF](#)(391 KB) [IEEE Xplore](#)

[Rights and Permissions](#)



23. Exploiting data forwarding to reduce the power budget of VLIW embedded processors

Sami, M.; Sciuto, D.; Silvano, C.; Zaccaria, V.; Zafalom, R.;

[Design, Automation and Test in Europe, 2001. Conference and Exhibition 2001. Proceedings](#)

13-16 March 2001 Page(s):252 - 257

Digital Object Identifier 10.1109/DATE.2001.915034

[AbstractPlus](#) | Full Text: [PDF](#)(552 KB) [IEEE Xplore](#)

[Rights and Permissions](#)

Indexed by
 Inspec*

[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IEEE